募捐 9月15日2024 – 10月1日2024
关于筹款
书籍搜索
书
募捐:
32.3% 达到
登录
登录
访问更多功能
个人推荐
Telegram自动程序
下载历史
发送到电子邮件或 Kindle
管理书单
保存到收藏夹
个人的
书籍请求
探索
Z-Recommend
书单
最受欢迎
种类
贡献
捐款
上载
Litera Library
捐赠纸质书籍
添加纸质书籍
Search paper books
我的 LITERA Point
搜索关键词
Main
搜索关键词
search
1
PLD Based Design with VHDL: RTL Design, Synthesis and Implementation
Springer Singapore
Vaibbhav Taraate (auth.)
vhdl
output
input
a_in
shown
synthesis
b_in
architecture
clock
y_out
std_logic
clk
rtl
signal
d_in
downto
port
combinational
std_logic_vector
q_out
sequential
fsm
synthesizable
edge
counter
constructs
fpga
library
sel_in
current_state
c_in
enable_in
designs
reset_n
gate
flip
assigned
next_state
ieee.std_logic_1164
reset
timing
delay
function
statement
asynchronous
xor
inputs
programmable
flop
functionality
年:
2017
语言:
english
文件:
PDF, 21.51 MB
您的标签:
0
/
0
english, 2017
2
PLD based Design with VHDL
Springer
Vaibbhav Taraate
vhdl
output
input
a_in
shown
synthesis
b_in
architecture
clock
y_out
std_logic
clk
rtl
signal
d_in
downto
port
combinational
std_logic_vector
q_out
sequential
fsm
synthesizable
edge
counter
constructs
library
sel_in
fpga
current_state
c_in
enable_in
designs
reset_n
gate
flip
assigned
next_state
ieee.std_logic_1164
reset
delay
function
timing
statement
asynchronous
xor
inputs
programmable
flop
functionality
年:
2017
语言:
english
文件:
PDF, 16.26 MB
您的标签:
0
/
0
english, 2017
3
SystemVerilog for Hardware Description : RTL Design and Verification
Springer Singapore;Springer
Vaibbhav Taraate
systemverilog
input
output
verification
a_in
module
procedural
clk
synthesis
b_in
clock
y_out
data_in
endmodule
rtl
reset_n
constructs
sequential
function
shown
always_comb
always_ff
sel_in
q_out
port
combinational
verilog
posedge
reset
consider
designs
task
testbench
d_in
initial
next_state
monitor
event
priority
c_in
inputs
driver
assign
data_out
array
edge
enable_in
active
assignment
memory
年:
2020
语言:
english
文件:
PDF, 6.95 MB
您的标签:
0
/
0
english, 2020
4
$HOME/T14/S141.0-CHGB-A02-20031202/schematic/sheet1
Unknown
100k
fix_mask
vbat
49.9k_1
chk
sk54l_5a
acpres
v3always
vadptr
vadptr_a
0.01uf
0.1uf_25v
100_1
10uf_25v
13.7k_1
1uf_25v
24k_0.1
300k_0.1
3k_1
4.7uf_10v
ad_ovp
bat54
batdrv
cms03_3a30v
doc
enable_in
inventec
pwm_fn2
screw2.8_8_9p
setprchg
syn_200188fa012g205zl_12p
va3a
0.01_1w_1
0.025_1
0.1uf_16v
0.1uf_25vx2
0.1uf_50v
0.1uf_50v2
100k_5
105k_1
10k_5
150k
150pf
174k_1
180k_5
180pf
19.6k_1
1ss319
1uf_16v
2.4k
文件:
PDF, 44 KB
您的标签:
0
/
0
1
按照
此链接
或在 Telegram 上找到“@BotFather”机器人
2
发送 /newbot 命令
3
为您的聊天机器人指定一个名称
4
为机器人选择一个用户名
5
从 BotFather 复制完整的最后一条消息并将其粘贴到此处
×
×